

Implementation Of a Logic Expression in Different Levels of Abstraction to Determine Its Critical Voltages

¹Supriya Dash, ²Karmila Soren, ³Kanhu Charan Bhuyan

¹Student, ²Assitant Professor, ³Associate Professor

¹Electronics And Instrumentation Engineering

¹OUTR, Bhubaneswar, India

Abstract: In this work, the logic implementation of a boolean expression using vivado software is described in order to acquire an optimal gate level design and power analysis. Additionally, the LTSPICE circuit level abstraction is used to establish and implement the voltage transfer characteristics of this enhanced register transfer level architecture. The circuit is scaled down to an inverter level to aid with inspection. The power analysis and critical voltages are compared with the equation of the theoretical model to confirm the conclusions. Finally, using microwind, the relevant transistor's layout schematic is implemented. A variation in static and dynamic power of 220 mV and 10 mV, respectively, is seen in power analysis.

Index Terms: Gate-level, Circuit-level, Vivado, LTSPICE

I. INTRODUCTION

For the purpose of developing integrated circuits, VLSI design abstraction is essential. The two approaches that design engineers use to create integrated circuits (ICs) are top-down and bottom-up. Top-down design starts with the system level and moves to physical design, and vice versa for bottom-up design. By employing Hardware Description Languages (HDLs) like Verilog or VHDL to create designs, gate-level optimization may be accomplished. With the help of various design approaches, the optimized Register Transfer Level design may also be achieved at the circuit level. Because of the inherent benefits of static CMOS implementation, which include high packing density, increased functionality, reduced interconnection time, better noise margin, minimal steady-state power dissipation, and low influence of process fluctuations, it is commonly employed in most ICs. Additionally, by adhering to MOS Industry standards, the implementation of the circuit level may be done as layout diagrams. To find the inverter equivalent of a Boolean statement in CMOS and its theoretical Voltage Transfer Characteristics (VTC), use static CMOS logic. A brief introduction was offered in Section I, followed by sections that showed current works, the logic's implementation using Vivado and LTSPICE, and the layout design using Microwind. While the computations and findings are covered in Section IV, the conclusions are covered in Section V.

II. EXISTING WORK


The implementation of CMOS inverters, whether as an amplifier or as a power delay product using VHDL, continues to be a topic of study. It has been claimed that several CAD tools have been used for CMOS logic implementation at various levels. It has been stated that LTSpice can be used to implement memristors. It is crucial to confirm the CMOS inverter's switching characteristics and operating principle since it is one of the key building blocks of static CMOS logic implementation. Circuit level implementation has been used to illustrate power usage in CMOS inverters.

III. PROPOSED DESIGN


The following Boolean equation,

$$Y = A(B+C) + ED,$$

has been taken into consideration in this work. Its implementation uses simple AND/OR gates and uses (A, B, C, and D) as its four inputs. Two AND gates and two OR gates are utilised in this Boolean statement. As we are aware, the action of these two gates is AND gate for multiplication and OR gate for addition.




[Fig.(1) RTL Schematic]




[Fig. (2)(a) CMOS transistor circuit]

The above figure(2)(a) shows the CMOS transistor circuit of the given Boolean expression. In this figure there are used five PMOS and five NMOS. In P-net QP2 and QP3 are in series and QP4 and QP5 are in parallel and in N-net QN2 and QN3 are in parallel and QN4 and QN5 are in series. With the help of transistor equivalency condition QP2 and QP3 are series, so they can be represent as (w/l) of QP23 and QP4 and QP5 are in parallel so they can be represent as (w/l) of QP45. In this way QN23 is represent for QN2 and QN3 because they both are in parallel and QN45 is represent for QN4 and QN5 because they both are in series which is shown in figure(2)(b).




[Fig.(2)(b)]

In the above figure shows that in P-net QP1 and QP23 are in parallel, so they can be represent as QP123 and in N-net QN1 and QN23 are in series so they can be represent as QN123 which is shown in figure (2)(b).



[Fig.(2)(c)]

In the above figure(2)(c) shows that in P-net QP123 and QP45 are in series, so they can be represent as (w/l) of QP12345 and in N-net QN123 and QN45 are in parallel so they can be represent as (w/l) of QN12345 which is shown in the fig(2)(d).



[Fig.(2)(d)]

With the help of this transistor equivalency condition we can reduce the N-net and P-net to an equivalent transistor and we get a CMOS inverter circuit from large CMOS transistor circuit. From this inverter we can get our critical voltage values very easily. They are described as follows :

• Output High Voltage, VOH

- maximum output voltage which occurs when input is low ($V_{in} = 0V$) • pMOS is ON, nMOS is OFF. The pMOS pulls V_{out} to $VDD - VOH = VDD$

• Output Low Voltage, VOL

- minimum output voltage which occurs when input is high ($V_{in} = VDD$). Here pMOS is OFF, nMOS is ON and nMOS pulls V_{out} to Ground $- VOL = 0V$

• Input Low Voltage, VIL – V_{in} such that

$V_{in} < VIL$

$$VIL = \frac{2V_{out} + V_{TO}(p) - VDD + kR \cdot V_{TO}(n)}{1 + kR} \quad (1)$$

• Input High Voltage, VIH – V_{in} such that

$V_{in} > VIH$

$$VIH = \frac{VDD + V_{TO}(p) + kR(2V_{out} + V_{TO}(n))}{1 + kR} \quad (2)$$

$$V_{th} = \frac{VDD + V_{TO}(p) + \sqrt{kR(V_{TO}(n))}}{1 + \sqrt{kR}} \quad (3)$$

• The Noise Margins which represent the tolerance to the circuit to external perturbations which measure of how stable inputs are with respect to signal interference

- $NM(H) = VOH - VIH = VDD - VIH$
- $NM(L) = VIL - VOL = VIL$

We must desire our circuit for desirous large NM(H) and NM(L) for best noise immunity.

IV.RESULTS AND DISCUSSIONS

We first implemented the Boolean expression in gate level using Vivado software. The RTL schematic and simulation results have been presented in fig(3) and fig(4) at the point of the cursor at 418.667ns it is observed that




Fig (3) RTL schematic



Fig (4) Simulation result

In Fig(4) shows that, the output Y will be "1," which indicates that the voltage will be "HIGH," when A = "1," B = "0," C = "1," D = "0," and E = "1." We will receive our other output in the same way.




Fig (5) LTSPICE implementation of the reduced circuit

In figure (5) shows that it consists of an enhancement type nMOS and enhancement type pMOS, operating in complementary mode, with input voltage applied to the gate terminal of both the transistors. For high input the nMOS transistor acts as driver which pulls down the output node while the pMOS transistor acts as load. For low input the pMOS transistor acts as driver which pulls up the output node while the nMOS transistor acts as load.

From the circuit w/l of pMOS is $180 \mu\text{m}/19 \mu\text{m}$ and w/l of nMOS is $36 \mu\text{m}/5 \mu\text{m}$. Considering supply voltage

$V_{DD} = 2.5\text{V}$, electron mobility, $\mu_n = \frac{110 \text{ cm}^2}{\text{Vs}}$, hole mobility $\mu_p = \frac{70 \text{ cm}^2}{\text{Vs}}$ and gate oxide thickness $t_{ox} = 15\text{nm}$ and the oxide capacitance is

$$C_{ox} = \frac{E_{ox}}{t_{ox}} = \frac{3.97 \times 8.85 \times 10^{-19}}{15 \times 10^{-9}} = 2.34 \times 10^{-10} \text{ F/cm}$$

The trans conductance factor (kr) is calculated as


$$k_r = \frac{\mu_n C_{ox} \frac{w}{l}_n}{\mu_p C_{ox} \frac{w}{l}_p} = 2.06$$

We know for the CMOS inverter $V_{OH} = 2.5\text{V}$, $V_{OL} = 0\text{V}$. The other critical voltages are calculated from Equations (1) to (3) $V_{th} = 1.06\text{V}$, $V_{IL} = 0.65\text{V}$, $V_{IH} = 0.91\text{V}$. The $\Delta V_{th} = 0.19\text{V}$

Finally, we find the noise margins for low voltage levels and for high voltage levels

$$NML = V_{IL} - V_{OL} = 0.91\text{V}$$

$$NMH = V_{OH} - V_{IH} = 1.11\text{V}$$



[fig.(h) Voltage transfer characteristics of CMOS inverter]

Critical voltages	Simulated values	Calculated values	% of error
V_{IL}	0.31v	0.91v	65%
V_{IH}	2.19v	1.39v	36%
V_{th}	1.25v	1.06v	18%

The Power analysis from Implemented netlist and the Activity derived from constraints files, simulation files, or vector less analysis shows that the total On-Chip Power is 0.452W, Junction Temperature is 25.9 degrees C, the Thermal Margin is observed to be 59.1 degrees C (31.2W) and no power was. supplied to the off-chip devices. Table I presents the static and dynamic supply details.

Power Supply				
Supply Source	Voltage (V)	Total (A)	Dynamic (A)	Static (A)
Vccint	1.000	0.062	0.040	0.022
Vccaux	1.800	0.039	0.027	0.012
Vcco33	3.300	0.000	0.000	0.000
Vcco25	2.500	0.000	0.000	0.000
Vcco18	1.800	0.157	0.156	0.001
Vcco15	1.500	0.000	0.000	0.000
Vcco135	1.350	0.000	0.000	0.000
Vcco12	1.200	0.000	0.000	0.000
Vccaux_io	1.800	0.000	0.000	0.000
Vccbram	1.000	0.000	0.000	0.000
MGTAVcc	1.000	0.000	0.000	0.000
MGTAVtt	1.200	0.000	0.000	0.000
MGTVccaux	1.800	0.000	0.000	0.000
Vccadc	1.800	0.020	0.000	0.020

[Table I Static and Dynamic Power supply parameters]

Power in static (P_{dc}) = $V_{dd} * I_{DC}$

$I_{DC} = \frac{1}{2}[V_{in}=VOL, V_{out}=VOH] + [V_{in}=VOH, V_{out}=VOL]$

= $\frac{1}{2} [I_{Dn} + I_{Dp}]$

= 0

So $P_{dc} = V_{dd} * 0$

= 0

From theoretically we get 0A power in static method.

Percentage of error of $P_{dc} = 2.2\%$

Power in dynamic (P_{dy}) = $C_l * V_{dd}^2 * f$

= $2.34 * 10^{-3} * 9.47 * 1.6$

= 0.03A

So percentage of error = 1%

V. CONCLUSION

In a computer, a logic circuit carries out processing or regulating operations. Information processing is done by this circuit using logical operations. The Boolean values true and false, or 1 and 0, respectively, are represented in logic circuits by two values for a particular physical quantity (voltage, for example). Inputs and outputs that may be reliant on inputs both exist in logic circuits. An arrowhead is shown at the input end of a logic circuit diagram to indicate the link between an output and an input of one circuit. Logic circuits and functions from programming languages are comparable in performance. The inputs resemble function parameters, whereas the outputs resemble the returned values from the function. There can be several outputs supported by a logic circuit.

VI. REFERENCES

1. Rabey,jan M.,Anantha Chandrakasan and Borijove Nikolic.“Digital Integrated Circuits , a design perspective, 2003.”
2. Kang, Sung Mo , and Yusuf Lablecbici . CMOS digital integrated circuits. MacGraw – Hill, 2003.
3. Uyemura, John P. CMOS logic circuit design. Springer Science & Business Media, 1999.
4. Palnitkar, Samir. Verilog HDL: a guide to digital design and synthesis. Vol. 1. Prentice Hall Professional, 2003.
5. Perry, Douglas L. VHDL: programming by example. McGraw-Hill Education, 2002.
6. Kirei, B. S., Hintea, S., & Topa, M. D. (2019). PAELib: A VHDL library for area and power dissipation estimation of CMOS logic circuits. Advances in Electrical and Computer Engineering, 19(1),9-16.
7. Sicard, Etienne, and Sonia Ben Dhia. Microwind & Dsch: Version 3. INSA, 2004.
8. Han, Z. (2021, February). The power-delay product and its implication to CMOS Inverter. In Journal of Physics: Conference Series (Vol. 1754, No. 1, p. 012131). IOP Publishing.
9. Prasad, Guru. "Circuit Simulation Examples using LTspice." (2016).
10. Assim, Ara Abdulsatar. "Microelectronics Laboratory Manual (in LTspice)."
11. Weste, Neil HE, and David Harris. CMOS VLSI design: a circuits and systems perspective. Pearson Education India, 2015.